


	Document ID	Kind Codes	Source	Issue Date	Pa
1	US 20040160833		US-PGPU	20040819	15
2	US 20040052152		US-PGPU	20040318	51
3	US 20030217303		US-PGPU	20031120	29
4	US 5630105 A		USPAT	19970513	78
5	US 5588092 A		USPAT	19961224	72
6	US 4455453 A		USPAT	19840619	53



(19) **United States**
 (12) **Patent Application Publication** (10) Pub. No.: US 2003/0217303 A1
 Chua-Eoan et al. (43) Pub. Date: Nov. 20, 2003

(54) **INTERFACE CIRCUIT** (52) U.S. Cl. 713/600; 713/500

(75) Inventors: **Lew Chua-Eoan**, San Jose, CA (US);
Atsushi Hasegawa, Sunnyvale, CA (US);
Hsuan-Wen Wang, Sunnyvale, CA (US)

(57) **ABSTRACT**

Correspondence Address:
TOWNSEND AND TOWNSEND AND CREW, LLP
 TWO EMBARCADERO CENTER
 EIGHTH FLOOR
 SAN FRANCISCO, CA 94111-3834 (US)

An interface circuit according to one embodiment of the present invention includes a clock signal, a first phase locked loop coupled to the clock signal line and generating a reference clock signal, a second phase locked loop receiving the reference clock signal, and in accordance therewith, generating one or more phase shifted reference clock signals, and a data transceiver circuit coupled to receive at least one of the clock signal, the reference clock signal, or one or more of the phase shifted reference clock signals to control the flow of data between a first circuit and a second circuit. An interface circuit according to one embodiment of the invention can be used advantageously for controlling the flow of data between a CPU and an external memory.

(73) Assignee: **Hitachi, Ltd.**, Tokyo (JP)

(21) Appl. No.: 10/132,653

(22) Filed: May 20, 2002

Publication Classification

(51) Int. Cl. G06F 1/04

